Live demo — data resets daily at 03:00 UTC. Nothing you enter is saved. Maestro UI →
Tone Audio Module
ESH10000560 · Rev R1
hardwarein_progress
Generated 2026-06-05 18:18 UTC

ESP32-C6 based audio module with audio CODEC (U3) and control IC (U7). 4 power rails: 3V3, 1V8, 5V, GND. Large modular connector J0 (100-pin). ERC review completed 2026-04-16 — 2 named floating nets pending disposition (VREF, N0). Requirements and verification plan not yet defined.

Coverage 0%
Done 0%
Requirements 0
Test Cases 0
Records 0
Blockers 2

Requirements

No requirements recorded.

Test Cases

No test cases recorded.

Verification Records

No verification records.

Notices

E-001 ERC ERROR: VREF net floating — J3.pin8 has no driver blocking open

Finding: Net VREF connects only to J3.pin8. No voltage reference source (regulator, divider, or reference IC) drives this net.

Action required: Verify that VREF is supplied externally via the connector, or add a driver on the board. Disposition: Fix / Accept / False Positive.

Source: ERC review 2026-04-16 (DOCS/ESH10000560_ERC_REVIEW_2026-04-16.md)

E-002 ERC ERROR: N0 net floating — J3.pin9 has no other endpoint blocking open

Finding: Named net N0 connects only to J3.pin9. Possible labelling artefact or missing connection.

Action required: Clarify intent — should this connect elsewhere, or is it a schematic labelling error? Disposition: Fix / Accept / False Positive.

Source: ERC review 2026-04-16 (DOCS/ESH10000560_ERC_REVIEW_2026-04-16.md)

E-003 ERC WARNING: J2 connector — 95 pins all connected to GND warning open

Finding: Connector J2 has 95 pins all routed to GND. May be a mechanical/shield connector or ground plane connector — confirm intent.

Action required: Confirm J2 is intentionally a ground/shield connector. If any pins should carry signals, update schematic.

Source: ERC review 2026-04-16 (DOCS/ESH10000560_ERC_REVIEW_2026-04-16.md)

Design Rule Status

No violations   Warning   Error   Waived