Live demo — data resets daily at 03:00 UTC. Nothing you enter is saved.

Felix Granvik TODOs

ETT00000012 · Rev R0

in_progressgenericpersonal

Personal task tracking project for Felix Granvik. Used to migrate and manage tasks from Jira.

Everything here lives inside a Project (a code + revision, e.g. ESH10000540 R3). The backbone is the V-model, read top-to-bottom: define what the product must do, plan how to prove it, execute the proof on real units, then learn from the field — and the Loop closes back up to the top.
This map is live: a block is green with a count when this project actually has that entity, and dashed/dim when it’s empty. Click any block to open its tab; hover for details. Arrows are the meaningful links; the implicit “belongs to this Project” edge is left out for legibility.

What each thing means

Requirement
One thing the product must do or satisfy — the “what”.
Test Case
A defined check that proves one or more requirements — the “how we prove it”. A verified_by trace link ties a test case to the requirement(s) it covers; that link is exactly what Coverage % counts. (So: a test case refers to the requirements it verifies.)
Verification Plan
A named grouping of test cases, approved before a test campaign and optionally gated by a milestone.
Verification Record
The result of running one test case against one unit: pass / fail / error / na. This is the evidence a requirement is actually met.
DUT
Device Under Test — an individual physical unit (by serial number) that records and test data attach to.
Deviation
A documented waiver against a verification record (e.g. accept a known non-conformance, with justification).
Entry
A knowledge note: a decision (settled choice), notice (assumption / risk / open question), issue (tracked problem), or concept (idea under exploration). It can attach to any other entity.
Design Rule
A reusable, checkable engineering constraint. Running the checks turns each violation into a Conflict.
Conflict
An open flag raised by a failed design-rule check (or an end-of-life / component-library issue) that needs resolving.
Milestone
A dated gate; verification plans can be tied to it.
Field Issue (RMA)
A failure reported from the field on a returned unit; Root-Cause Analysis explains why it happened.
The Loop (S-16)
loop_trace reconciles a field issue against that unit’s own verification record (did it pass at the edge of the band?). closes_loop records the corrective decision or design rule so the lesson is captured — and clears the project’s open-loop count.
Interface / Port
A contract between projects; each port can be driven by a requirement (and cascade one into the connected project).
BOM Component
A part on this project’s bill of materials, optionally linked to the shared Component Library.
GRR Study
A Gauge R&R study measuring how repeatable a test case’s measurement is.
Test Data
Production / Maestro run results recorded against DUTs — the population behind a single verification record.
0% Coverage
0% Done
0 Requirements
3 Open Entries

Timeline

Color = derived gate state · hover a tile for its note.
marker
Uppdatera A2 kartong inserts
Jul 15, 2026
marker
Sparrow Top Card Spacer
Jul 27, 2026
marker
Önskelistan
no date
marker
Capsule for Accordion Beacon Module
no date
marker
RPi Extender Header Rattling
no date
marker
Catchbox AB stack
no date
marker
Kontaktkropp Tone Ntop
no date
marker
Aluminium Industrial Hammond Bezel
no date
achieved
Sarg B12 CB
no date
marker
Renderingar
no date
achieved
Kolla in alternativ för Printago
no date
marker
3D-printfarm kapacitetsanalys
no date
achieved
Document bot (assembly guide generator)
no date
marker
Sätta upp Simplyprint
no date
marker
B12 CTRL assembly guide
no date
marker
Kabeldiagram-generator
no date
not started
🏁 Release
· 1/4

Status & gates

Chronological — Release is the final gate. Derived & read-only; edit via trace_milestone_* tools.
MS-013Uppdatera A2 kartong inserts markerdue 2026-07-15
MS-012Sparrow Top Card Spacer markerdue 2026-07-27
MS-001Önskelistan marker
MS-002Capsule for Accordion Beacon Module marker
MS-003RPi Extender Header Rattling marker
MS-004Catchbox AB stack marker
MS-005Kontaktkropp Tone Ntop marker
MS-006Aluminium Industrial Hammond Bezel marker
MS-007Sarg B12 CB achieved
MS-008Renderingar marker
MS-009Kolla in alternativ för Printago achieved
MS-0103D-printfarm kapacitetsanalys marker
MS-011Document bot (assembly guide generator) achieved
MS-014Sätta upp Simplyprint marker
MS-015B12 CTRL assembly guide marker
MS-016Kabeldiagram-generator marker
Release / Readiness not started 1/4 met
pending Requirements approved
  • No requirements in scope
pending Coverage ≥ 100%
  • No requirements in scope
pending All test cases pass
  • No test cases in scope
met No blocking issues open
Attention 1 open entry

Coverage — 0.0% · Done — 0.0%

0 of 0
CodeTitleCategoryCoverageStatus