Live demo — data resets daily at 03:00 UTC. Nothing you enter is saved.

REQ-PT-003 — HT3/HT4 interface & at-speed connectivity

draft · interface

Statement

The production test shall validate, for each of the five HT3–HT4 channel pairs: continuity and at-speed connectivity; correct reset sequencing; clock presence and frequency within spec (CLK0/CLK1, i.e. CLK[0/1][P/N]); HT4 VREF influence on HT3 VCCO enable behaviour; and correct handling of unused or unpowered connectors. HT4-side access is the primary control interface.

Acceptance Criteria

All five channel pairs pass continuity and at-speed connectivity; reset sequencing correct; all clocks running within spec; VREF→VCCO enable behaviour correct; unused/unpowered connectors handled correctly. (SOW §4.3, §6)

Sign-offs

No sign-offs recorded. Approving a requirement records one here.