Live demo — data resets daily at 03:00 UTC. Nothing you enter is saved.

Accordion M1

ESH10000597 · Rev R1

in_progresselectronicsAvstämning

Accordion M1 main board — R1. Successor to R0 prototype (id=13). USB-C PD 20V input, TPS259474 E-Fuse protection, regulated outputs 5V/12V/3.3V/2.5V/1.8V/2.5VREF. Module connectors: SO-DIMM (J9), M2 (J15), N-Top (J10/J11/J12), Comtop (J3). I2C bus mux, ADC monitoring, fan control, LED driver, RTC. Hammond enclosure.

Everything here lives inside a Project (a code + revision, e.g. ESH10000540 R3). The backbone is the V-model, read top-to-bottom: define what the product must do, plan how to prove it, execute the proof on real units, then learn from the field — and the Loop closes back up to the top.
This map is live: a block is green with a count when this project actually has that entity, and dashed/dim when it’s empty. Click any block to open its tab; hover for details. Arrows are the meaningful links; the implicit “belongs to this Project” edge is left out for legibility.

What each thing means

Requirement
One thing the product must do or satisfy — the “what”.
Test Case
A defined check that proves one or more requirements — the “how we prove it”. A verified_by trace link ties a test case to the requirement(s) it covers; that link is exactly what Coverage % counts. (So: a test case refers to the requirements it verifies.)
Verification Plan
A named grouping of test cases, approved before a test campaign and optionally gated by a milestone.
Verification Record
The result of running one test case against one unit: pass / fail / error / na. This is the evidence a requirement is actually met.
DUT
Device Under Test — an individual physical unit (by serial number) that records and test data attach to.
Deviation
A documented waiver against a verification record (e.g. accept a known non-conformance, with justification).
Entry
A knowledge note: a decision (settled choice), notice (assumption / risk / open question), issue (tracked problem), or concept (idea under exploration). It can attach to any other entity.
Design Rule
A reusable, checkable engineering constraint. Running the checks turns each violation into a Conflict.
Conflict
An open flag raised by a failed design-rule check (or an end-of-life / component-library issue) that needs resolving.
Milestone
A dated gate; verification plans can be tied to it.
Field Issue (RMA)
A failure reported from the field on a returned unit; Root-Cause Analysis explains why it happened.
The Loop (S-16)
loop_trace reconciles a field issue against that unit’s own verification record (did it pass at the edge of the band?). closes_loop records the corrective decision or design rule so the lesson is captured — and clears the project’s open-loop count.
Interface / Port
A contract between projects; each port can be driven by a requirement (and cascade one into the connected project).
BOM Component
A part on this project’s bill of materials, optionally linked to the shared Component Library.
GRR Study
A Gauge R&R study measuring how repeatable a test case’s measurement is.
Test Data
Production / Maestro run results recorded against DUTs — the population behind a single verification record.
98% Coverage
0% Done
46 Requirements
47 Test Cases
22 Open Entries

Timeline

Color = derived gate state · hover a tile for its note.
achieved
Tape-out
Jun 15, 2026
marker
Bring-Up
Jun 29, 2026
marker
Phase 1 Verification
Jul 3, 2026
marker
Phase 2 Verification
Jul 10, 2026
marker
Batch 1 Order
Jul 17, 2026
not started
🏁 Release
· 3/6

Status & gates

Chronological — Release is the final gate. Derived & read-only; edit via trace_milestone_* tools.
MS-001Tape-out achieveddue 2026-06-15
MS-002Bring-Up markerdue 2026-06-29
MS-003Phase 1 Verification markerdue 2026-07-03
MS-004Phase 2 Verification markerdue 2026-07-10
MS-005Batch 1 Order markerdue 2026-07-17
Release / Readiness not started 3/6 met
pending Requirements approved
  • REQ-040: draft
  • REQ-041: draft
pending Coverage ≥ 100%
  • 45/46 requirements covered (97.8%)
pending All test cases pass
  • 0/47 passed
  • 47 not yet run
met No blocking issues open
met Deviations resolved
met Interfaces frozen
Attention 7 open entries

Test Cases

0 Pass 0 Fail / Deviated 0 N/A 47 Open0 / 47 Maestro impl.

Coverage — 97.8% · Done — 0.0%

48 of 48
CodeTitleCategoryCoverageStatus
REQ-001 USB-C PD 20V Supply FunctionalCoveredNot Started
REQ-002 20V Supply Overvoltage Protection FunctionalCoveredNot Started
REQ-003 5V Rail Overvoltage Protection FunctionalCoveredNot Started
REQ-004 20V Supply Current Limit Protection FunctionalCoveredNot Started
REQ-005 20V Supply Current Ramp FunctionalCoveredNot Started
REQ-006 5V Rail Load Stability PerformanceCoveredNot Started
REQ-007 3V3 Rail Load Stability PerformanceCoveredNot Started
REQ-008 2V5 Rail Load Stability PerformanceCoveredNot Started
REQ-009 1V8 Rail Load Stability PerformanceCoveredNot Started
REQ-010 Precision voltage reference 2.500V PerformanceCoveredNot Started
REQ-011 5V Supply to RPI FunctionalCoveredNot Started
REQ-012 RPi Enable Control InterfaceCoveredNot Started
REQ-014 PoE Input — Active 802.3at (45W) FunctionalMissing
REQ-015 Bulk capacitors fabricator-compatible ManufacturingCoveredNot Started
REQ-016 Push Button Power On/Off FunctionalCoveredNot Started
REQ-017 Power via pin-strap w/o MCU Firmware FunctionalCoveredNot Started
REQ-019 PCBA Enclosure Fit MechanicalCoveredNot Started
REQ-020 N-Top Mechanical Fit MechanicalCoveredNot Started
REQ-021 SO-DIMM Mechanical Fit MechanicalCoveredNot Started
REQ-022 M2 Mechanical Fit MechanicalCoveredNot Started
REQ-023 Comtop Mechanical Fit MechanicalCoveredNot Started
REQ-024 Fan Mount Mechanical Fit MechanicalCoveredNot Started
REQ-025 Top Panel Standoffs MechanicalCoveredNot Started
REQ-026 RPi Header No Rattle MechanicalCoveredNot Started
REQ-027 RPi Connector Alignment MechanicalCoveredNot Started
REQ-028 Panel break tab mouse bites on PCB side MechanicalCoveredNot Started
REQ-029 Silkscreen reads 'Accordion M1' FunctionalCoveredNot Started
REQ-030 U3 silkscreen pin-1 / polarity marker FunctionalCoveredNot Started
REQ-031 I2C devices 7-bit address annotated in schematic FunctionalCoveredNot Started
REQ-032 I2C bus mux channels Ch0–Ch4 functional FunctionalCoveredNot Started
REQ-033 R23 non-mounted to configure ADS7828 at 0x49 FunctionalCoveredNot Started
REQ-034 UART GPIO routing per ESH10000539 R1 InterfaceCoveredNot Started
REQ-035 Pull-up resistors 4.7kΩ on UART nets at J9 FunctionalCoveredNot Started
REQ-036 T1DATA[0:95] bidirectional bus routes correctly InterfaceCoveredNot Started
REQ-037 SPI connectivity to SO-DIMM J9 functional InterfaceCoveredNot Started
REQ-038 UART connectivity to SO-DIMM J9 functional InterfaceCoveredNot Started
REQ-040 U24 voltage monitoring within ±5% of actual Performance
REQ-041 U24 current monitoring within ±10% of actual Performance
REQ-042 MON_5V divider no ADC saturation FunctionalCoveredNot Started
REQ-043 Fan controller U21 regulates fan speed via I2C FunctionalCoveredNot Started
REQ-044 LED driver LP5012 controllable via I2C FunctionalCoveredNot Started
REQ-045 RTC and battery backup excluded from R1 FunctionalCoveredNot Started
REQ-046 ≤40 unique component types per PCB side ManufacturingCoveredNot Started
REQ-047 BOM released and revision-controlled DocumentationCoveredNot Started
REQ-048 Assembly drawing released DocumentationCoveredNot Started
REQ-049 Schematic released as PDF and Gerber DocumentationCoveredNot Started
REQ-050 PCB fabrication notes and stackup spec released DocumentationCoveredNot Started
REQ-051 Test procedure document released DocumentationCoveredNot Started